3 research outputs found

    Efficient Matricization of n-D Array with CUDA and Its Evaluation

    No full text
    International audienceScientific and engineering computing requires operation on flooded amount of data having very high number of dimensions. Traditional multidimensional array is widely popular for implementing higher dimensional data but its' performance diminishes with the increase of the number of dimensions. On the other side, traditional row-column view is facile for implementation, imagination and visualization. This paper details a representation scheme for higher dimensional array with row-column abstraction on parallel environment. Odd dimensions contribute along row-direction and even dimensions along column direction which gives lower cost of index computation, higher data locality and parallelism. Each 2-D block of size blockIdx.x × threadIdx.x is independent of each other. Theoretically, it has no limitation with the number of dimensions and mapping algorithm is unique for any number of dimensions. Performance of the proposed matricization is measured with matrix-matrix addition, subtraction and multiplication operation. Experimental results show promising performance improvement over Traditional Multidimensional Array (TMA) and Extended Karnaugh Map Representation (EKMR). Thus the scheme can be used for implementing higher dimensional array in both general purpose and scientific computing on GPU. © 2016 IEEE

    Architecture and Protocols for Inter-cell Device-to-Device Communication in 5G Networks

    No full text
    The massive admiration of cellular devices has stimulated a flourishing growth of high data rate wireless services, which has sparked an insisting need for more efficient spectrum usage as well as reduced power consumption. This has given rise to Device-to-Device (D2D) communication, which offloads the relaying burden of the base station to direct links between the users. Recent studies have shown that D2D communication results in higher data rates, lower energy consumption and time delay. In this paper, the architecture and a set of protocols for enabling inter-cell D2D communication in 5G networks have been proposed. More specifically, device discovery and session setup protocols for different applications have been presented
    corecore